The half-adder-to-full-adder cascade you build here is exactly the derivation used in Harris & Harris's Digital Design and Computer Architecture, the standard textbook for university computer-architecture courses. Every ALU inside an x86 or ARM core synthesizes this same full-adder structure, and chip designers still reason about carry-propagation delay when choosing adder variants for a pipeline stage.