LC

Build 4-bit Register Using D Flip-Flops

medium6/8

Build SR Latch and D Flip-Flop Simulate Digital Circuits in Hardware Simulator

Language

Compiler

2.0s Limit 256MB

Implementation

Build a 4-bit register using D flip-flops.

Requirements:

Create 4-bit register using 4 D flip-flops
Implement write enable (WE) signal
Load new value when WE=1 and clock rises
Hold value when WE=0
Store and retrieve 4-bit values
Test load and hold operations
Show register contents in binary

Why This Matters

The D-flip-flop array you're wiring up here is exactly how the general-purpose register files inside x86-64 (RAX-R15), ARM64 (X0-X30), and RISC-V (x0-x31) are built, just scaled to 32 or 64 bits with read/write port multiplexing. Register access is roughly 100x faster than DRAM, which is why compiler register allocation, covered later in this platform's compilers track, is one of the highest-leverage code-generation optimizations.

Hints

0 / 3 revealed

Validation Suite

main.c

Workspace 1.0