LC

Understand CISC vs RISC Trade-offs with Benchmarks

medium5/8

Write Mini Disassembler: Decode Byte Stream Back to Mnemonics Study RISC-V: Implement Simple RISC-V Emulator for RV32I

Language

Compiler

2.0s Limit 256MB

Implementation

Benchmark and compare CISC vs RISC approaches.

Requirements:

Implement CISC-style string operation
Implement RISC-style loop for same task
Benchmark both implementations
Measure instruction count
Measure execution time (simulated)
Compare code size
Document trade-offs

Why This Matters

Real x86 CPUs from Skylake onward internally decode CISC instructions into RISC-like micro-ops, exactly the convergence this benchmark reveals, while Apple's shift to ARM64 in Apple Silicon leaned on RISC's simplicity for performance-per-watt. GCC and LLVM maintain separate code generation strategies for x86 versus ARM/RISC-V targets precisely because of the density-versus-instruction-count trade-off you measure here.

Hints

0 / 3 revealed

Validation Suite

main.c

Workspace 1.0