Subtrack

Instruction Set Architecture

Learn x86, ARM, and RISC-V at the spec level. Understand instruction encoding, calling conventions, and architectural trade-offs between CISC and RISC designs.

Start Learning

~360 Minutes 8 Challenges

Tasks (8)

Understand x86-64 System V ABI Calling Conventions at CPU Level

easy

Write Same Program in x86-64, ARM64, and RISC-V; Compare

medium

Instruction Set Architecture

Tasks (8)

Understand x86-64 System V ABI Calling Conventions at CPU Level

Write Same Program in x86-64, ARM64, and RISC-V; Compare

Understand Instruction Encoding: Manually Encode 3 x86 Instructions

Write Mini Disassembler: Decode Byte Stream Back to Mnemonics

Understand CISC vs RISC Trade-offs with Benchmarks

Study RISC-V: Implement Simple RISC-V Emulator for RV32I

Understand Privileged Instructions: What Makes an Instruction 'Supervisor Only'

Explore Thumb-2 (16-bit ARM): When and Why It's Used in Embedded